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Iridium Interfacial Stack (IrIS) is the
sputter deposition of high-purity tantalum
silicide (TaSi2-400 nm) / platinum (Pt-200
nm) / iridium (Ir-200 nm) / platinum (Pt-
200 nm) in an ultra-high vacuum system
followed by a 600 ºC anneal in nitrogen
for 30 minutes. IrIS simultaneously acts as
both a bond metal and a diffusion barrier.
This bondable metallization that also acts
as a diffusion barrier can prevent oxygen
from air and gold from the wire-bond
from infiltrating silicon carbide (SiC)
monolithically integrated circuits (ICs)
operating above 500 °C in air for over
1,000 hours. This TaSi2/Pt/Ir/Pt metal-
lization is easily bonded for electrical con-
nection to off-chip circuitry and does not
require extra anneals or masking steps.   
There are two ways that IrIS can be
used in SiC ICs for applications above
500 ºC: it can be put directly on a SiC
ohmic contact metal, such as Ti, or be
used as a bond metal residing on top of
an interconnect metal. For simplicity,
only the use as a bond metal is discussed.
The layer thickness ratio of TaSi2 to the
first Pt layer deposited thereon should be
2:1. This will allow Si from the TaSi2 to
react with the Pt to form Pt2Si during the
600 ºC anneal carried out after all layers
have been deposited. The Ir layer does
not readily form a silicide at 600 ºC, and
thereby prevents the Si from migrating
into the top-most Pt layer during future
anneals and high-temperature IC opera-
tion. The second (i.e., top-most) de-
posited Pt layer needs to be about 200
nm to enable easy wire bonding. The
thickness of 200 nm for Ir was chosen for
initial experiments; further optimization
of the Ir layer thickness may be possible
via further experimentation. Ir itself is
not easily wire-bonded because of its
hardness and much higher melting point
than Pt.   Below the iridium layer, the
TaSi2 and Pt react and form desired Pt2Si
during the post-deposition anneal while
above the iridium layer remains pure Pt
as desired to facilitate easy and strong
wire-bonding to the SiC chip circuitry. 
This work was done by David Spry of Glenn
Research Center. Further information is con-
tained in a TSP (see page 1).
Inquiries concerning rights for the commer-
cial use of this invention should be addressed to
NASA Glenn Research Center, Innovative
Partnerships Office, Attn: Steven Fedor, Mail
Stop 4–8, 21000 Brookpark Road, Cleveland,
Ohio 44135. Refer to LEW-18736-1 .
Iridium Interfacial Stack — IrIS
A bondable metallization stack prevents diffusion of oxygen and gold into silicon carbide
monolithically integrated circuits operating above 500 °C.
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In a photon counting detector array,
each pixel in the array produces an elec-
trical pulse when an incident photon on
that pixel is detected. Detection and de-
modulation of an optical communica-
tion signal that modulated the intensity
of the optical signal requires counting
the number of photon arrivals over a
given interval. As the size of photon
counting photodetector arrays in-
creases, parallel processing of all the pix-
els exceeds the resources available in
current application-specific integrated
circuit (ASIC) and gate array (GA) tech-
nology; the desire for a high fill factor in
avalanche photodiode (APD) detector
arrays also precludes this. 
Through the use of downsampling and
windowing portions of the detector array,
the processing is distributed between the
ASIC and GA. This allows demodulation
of the optical communication signal inci-
dent on a large photon counting detector
array, as well as providing architecture
amenable to algorithmic changes. 
The detector array readout ASIC
functions as a parallel-to-serial con-
verter, serializing the photodetector
array output for subsequent process-
ing. Additional downsampling func-
tionality for each pixel is added to this
ASIC. Due to the large number of pix-
els in the array, the readout time of the
entire photodetector is greater than
the time between photon arrivals;
therefore, a downsampling pre-pro-
cessing step is done in order to in-
crease the time allowed for the readout
to occur. Each pixel drives a small
counter that is incremented at every
detected photon arrival or, equiva-
lently, the charge in a storage capacitor
is incremented. At the end of a user-
configurable counting period (calcu-
lated independently from the ASIC),
Downsampling Photodetector Array With Windowing 
Applications include laser ranging for commercial surveys, and building-to-building 
optical data links. 
NASA’s Jet Propulsion Laboratory, Pasadena, California
Processing can be distributed across an ASIC and GA through downsampling and windowing portions
of the Detector Array. 
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Free-space optical communication
holds great promise for future space
missions requiring high data rates. For
data communication in deep space, the
current architecture employs pulse posi-
tion modulation (PPM). In this scheme,
the light is transmitted and detected as
pulses within an array of time slots.
While the PPM method is efficient for
data transmission, the phase of the laser
light is not utilized. 
The phase coherence of a PPM opti-
cal signal has been investigated with the
goal of developing a new laser commu-
nication and ranging scheme that uti-
lizes optical coherence within the estab-
lished PPM architecture and photon-
counting detection (PCD). Experi -
mental measurements of a PPM modu-
lated optical signal were conducted,
and modeling code was developed to
generate random PPM signals and sim-
ulate spectra via FFT (Fast Fourier
Transform) analysis. The experimental
results show very good agreement with
the simulations and confirm that coher-
ence is preserved despite modulation
with high extinction ratios and very low
duty cycles. 
A real-time technique has been devel-
oped to recover the phase information
through the mixing of a PPM signal with
a frequency-shifted local oscillator
(LO). This mixed signal is amplified, fil-
tered, and integrated to generate a volt-
age proportional to the phase of the
modulated signal. By choosing an ap-
propriate time constant for integration,
one can maintain a phase lock despite
long “dark” times between consecutive
pulses with low duty cycle. A proof-of-
principle dem onstration was first
achieved with an RF-based PPM signal
and test setup. With the same principle
method, an optical carrier within a PPM
modulated laser beam could also be
tracked and recovered. A reference
laser was phase-locked to an independ-
ent pulsed laser signal with low-duty-
cycle pseudo-random PPM codes. In
this way, the drifting carrier frequency
in the primary laser source is tracked via
its phase change in the mixed beat note,
while the corresponding voltage feed-
back maintains the phase lock between
the two laser sources. 
The novelty and key significance of
this work is that the carrier phase infor-
mation can be harnessed within an opti-
cal communication link based on PPM-
PCD architecture. This technology
development could lead to quantum-
limited efficient performance within the
communication link itself, as well as en-
able high-resolution optical tracking ca-
pabilities for planetary science and
spacecraft navigation. 
This work was done by David C. Aveline,
Nan Yu, and William H. Farr of Caltech for
NASA’s Jet Propulsion Laboratory. Further
information is contained in a TSP (see page
1). NPO-47994
Optical Phase Recovery and Locking in a PPM Laser
Communication Link 
Coherence augmentation in a pulsed optical communication link will enable enhanced Doppler
tracking and ranging capabilities. 
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the counters are sampled and cleared.
This downsampled photon count infor-
mation is then sent one counter word
at a time to the GA. 
For a large array, processing even the
downsampled pixel counts exceeds the
capabilities of the GA. Windowing of the
array, whereby several subsets of pixels
are designated for processing, is used to
further reduce the computational re-
quirements. The grouping of the desig-
nated pixel frame as the photon count
information is sent one word at a time to
the GA, the aggregation of the pixels in
a window can be achieved by selecting
only the designated pixel counts from
the serial stream of photon counts,
thereby obviating the need to store the
entire frame of pixel count in the gate
array. The pixel count se quence from
each window can then be processed,
forming lower-rate pixel statistics for
each window. By having this processing
occur in the GA rather than in the ASIC,
future changes to the processing algo-
rithm can be readily implemented. 
The high-bandwidth requirements of
a photon counting array combined with
the properties of the optical modulation
being detected by the array present a
unique problem that has not been ad-
dressed by current CCD or CMOS sen-
sor array solutions. 
This work was done by Ferze D. Patawaran,
William H. Farr, Danh H. Nguyen, Kevin J.
Quirk, and Adit Sahasrabudhe of Caltech for
NASA’s Jet Propulsion Laboratory. Further in-
formation is contained in a TSP (see page 1).
NPO-48346
A high-speed edge-detecting line scan
smart camera was developed. The cam-
era is designed to operate as a compo-
nent in a NASA Glenn Research Center
developed inlet shock detection system.
The inlet shock is detected by projecting
a laser sheet through the airflow. The
shock within the airflow is the densest
part and refracts the laser sheet the most
in its vicinity, leaving a dark spot or shad-
owgraph. These spots show up as a dip
or negative peak within the pixel inten-
sity profile of an image of the projected
laser sheet. The smart camera acquires
and processes in real-time the linear
image containing the shock shadow-
graph and outputting the shock loca-
tion. Previously a high-speed camera
High-Speed Edge-Detecting Line Scan Smart Camera
This circuit reduces size and system complexity while increasing processing frame rates. 
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